

**Practical 5:**

**Write a program to implement the following binary operations:**

**a. Addition**

**b. Subtraction using 2's complement**

```
import sys

def binAdd(s1, s2):
    if not s1 or not s2:
        return ""

    maxlen = max(len(s1), len(s2))

    s1 = s1.zfill(maxlen)
    s2 = s2.zfill(maxlen)

    result = ""

    carry = 0

    i = maxlen - 1

    while(i >= 0):
        s = int(s1[i]) + int(s2[i])

        if s == 2: #1+1
            if carry == 0:
                carry = 1

                result = "%s%s" % (result, '0')
            else:
                result = "%s%s" % (result, '1')
```

```

elif s == 1: # 1+0
    if carry == 1:
        result = "%s%s" % (result, '0')
    else:
        result = "%s%s" % (result, '1')
else: # 0+0
    if carry == 1:
        result = "%s%s" % (result, '1')
        carry = 0
    else:
        result = "%s%s" % (result, '0')
i = i - 1;
if carry>0:
    result = "%s%s" % (result, '1')
return result[::-1]

def Complement(binarySequence):
    convertedSequence = [0] * len(binarySequence)
    carryBit = 1
    for i in range(0, len(binarySequence)):
        if binarySequence[i] == '0':
            convertedSequence[i] = 1
        else:
            convertedSequence[i] = 0
    if convertedSequence[-1] == 0:
        convertedSequence[-1] = 1

```

```
    return("".join(str(x) for x in convertedSequence))
```

```
else:
```

```
    for bit in range(0, len(binarySequence)):
```

```
        if carryBit == 0:
```

```
            break
```

```
        index = len(binarySequence) - bit - 1
```

```
        if convertedSequence[index] == 1:
```

```
            convertedSequence[index] = 0
```

```
            carryBit = 1
```

```
        else:
```

```
            convertedSequence[index] = 1
```

```
            carryBit = 0
```

```
    return("".join(str(x) for x in convertedSequence))
```

```
while True:
```

```
    s1=input("Enter first binary number : ")
```

```
    s2=input("Enter second binary number : ")
```

```
    s3=binAdd(s1,s2)
```

```
    print(s3)
```

```
    binarySequence=s2
```

```
    s2=Complement(binarySequence)
```

```
    s4=binAdd(s1,s2)
```

```
    if len(s4)>len(s2):
```

```
        s4=s4[1:]
```

```
    if s4[0]=='0':
```

```
        print(s4)
```

else:

```
print("-" + Complement(s4))
```

while True:

```
ans=input("Would you like to continue : (Y/N) ")
```

```
if ans=="Y":
```

```
    break
```

```
elif ans=="N":
```

```
    sys.exit()
```

else:

```
print("\nNot Valid Choice Try again !!!")
```

CSA 5.6

<https://www.youtube.com/watch?v=pgg8rgYC9Lw>

CSA 5.7

<https://www.youtube.com/watch?v=k2Z7EsUe7o0>

CSA 5.8


<https://www.youtube.com/watch?v=k2Z7EsUe7o0&t=75s>

[https://www.youtube.com/watch?v=aZL4DsnLg\\_E](https://www.youtube.com/watch?v=aZL4DsnLg_E)

### BSP program

(10)

$M[155] \leftarrow 21, PC \leftarrow 155 + 1 = 156$



### Memory and PC after execution

When BSA executed, effective address 21 is transferred to PC

BSA instruction must be executed in seq<sup>n</sup> of two microoperations

$P_5 T_6 : M[AR] \leftarrow PC, AR \leftarrow AR + 1$

$P_6 T_5 : PC \leftarrow AR, SC \leftarrow 0$

### ISZ : Increment and skip if zero

Increment the word specified by effective address, and if the incremented value is 0 then  $PC = PC + 1$ .

This prog<sup>n</sup> visually stores the negative no and prog<sup>n</sup> repeatedly inc. the value and reaches to zero

Since it is not possible to increment a word inside the memory, it is necessary to load the word in DR, increment DR and then store word back to memory.


$P_5 T_6 : DR \leftarrow M[AR]$

$P_6 T_5 : DR \leftarrow DR + 1$

$P_6 T_6 : M[AR] \leftarrow DR,$   
 $\text{if } (DR = 0) \text{ then } (PC \leftarrow PC + 1),$   
 $SC \leftarrow 0$

### Control Flow chart [ A chart in Book ]

### 5-7 Input-Output Interrupt



INPR consists of 8 bits

FGI = 1 bit Prog

$L_0 = 1$  when  $L_0$  into  $L_0$  available at input device

## Input-Output Instruction

Op code - 1111

When  $D_7=1$  and  $I=1$

$D_7 I_7$  will be denoted as  $I$

$B_i$ ;  $i = IR(6-11)$

$P: SC \leftarrow 0$

INP  $PB_{11}$ :  $AC(0-7) \leftarrow INPR$ ,  
 $FGI \leftarrow 0$  Input data

OUT  $PB_{10}$ :  $OUTR \leftarrow AC(0-7)$ ,  $FGO \leftarrow 0$   
output character

SKI  $PB_9$ : If  $(FGI=1)$  then  $(PC \leftarrow PC+1)$   
Skip on Input flag

SKO  $PB_8$ : If  $(FGO=1)$  then  $(PC \leftarrow PC+1)$   
Skip on output flag

IOW  $PB_7$ :  $IEW \leftarrow 1$   
Interrupt enable on

Iof  $PB_6$ :  $IEW \leftarrow 0$  " " off

### Program Interrupt

Computer has to check flag for transfer is called programmed control transfer

There is a huge diff. b/w instruction cycle rate and I/O transfer rate. So computer is wasting time in programmed control transfer.


An alternative is to let the external device inform the computer when it is ready to transfer. This is called interrupt

$IEW \leftarrow 0$  [ flag can't interrupt the computer ]

and vice-versa.

Fig-5.13

It is a BAS



## Interrupt cycle

(11)

$T_0, T_1, T_2$  (IEN) (FGI + FGI):

$R \leftarrow 1$

Fetch and decode phase will  
be recognized from three control

functions  $R'T_0, R'T_1, R'T_2$

### Interrupt cycle

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$RT_1 : M[AR] \leftarrow TR, IC \leftarrow 0$

$RT_2 : PC \leftarrow PC + 1, IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

TR [Temp Register]

## 8.4 Instruction format


Mode | Opcode | Address

other fields in some special instructions.

i.e. shift type instructions which also define no. of shifts.

In this section we are concerned with the address field of an instruction format and consider the effect of including multiple address fields in an instruction and operands

Data<sub>n</sub> stored in



A register address is a binary no. of  $k$ -bits that defines one of  $2^k$  registers in the CPU.

Thus a CPU with 16 processor registers  $R_0$  to  $R_{15}$  have a address field of 4 bits.

$R_5 - 0101$



Computers may have list of several diff. lengths containing varying no. of addresses. The no. of addresses fields in inst. format of a computer depends upon internal organisation of its registers. Most computers fall into one of the three types of CPU organisations.

1. Single Accumulator organisation
2. General register organisation
3. Stack organisation

① In an accumulator-type organisation, all operations are performed with an implied accumulator register. The inst. format in this type of computer uses one address field

ADD X

X : Address of operand

Result :

$AC \leftarrow AC + M(X)$  <sup>register</sup>

② Computer needs three address fields.

ADD R1, R2, R3

$R1 \leftarrow R2 + R3$

OR

ADD R1, R2

$R1 \leftarrow R1 + R2$

MOV R1, R2

$R1 \leftarrow R2$  OR  $R2 \leftarrow R1$

ADD R1, X

$R1 \leftarrow R1 + M(X)$

③ Stack organisation requires PUSH and POP instructions.

PUSH X

Push the word at address X to the top of the stack.

The stack pointer is updated automatically

Operation type instructions do not need address field in stack-organised computer.

ADD

Pop two topmost elements of stack and do ADD.

Most computers fall into one of three types but some may combine the features i.e. Intel 8080 microprocessor has 7 CPU registers, one of which is accumulator register.



12

Symbols used in Instructions

ADD, SUB, MUL, DIV, MOV, LOAD, STORE

$$X = (A+B) * (C+D)$$

We assume operands are in memory addresses A, B, C, D and result must be stored in memory address of X.

Three-Address Instruction

$$X = (A+B) * (C+D)$$

ADD	R1, A, B	} $R1 \leftarrow M[A] + M[B]$
ADD	R2, C, D	
MUL	X, R1, R2	} $R1 \leftarrow R1 * R2$

Advantage:- Short prog. for evaluating an instruction

Disadvantage:- binary-coded inst require too many bits to specify three addresses.

Two address Instructions

$$X = (A+B) * (C+D)$$

MOV	R1, A	$R1 \leftarrow M[A]$
ADD	R1, B	$R1 \leftarrow R1 + M[B]$
MOV	R2, C	$R2 \leftarrow M[C]$
ADD	R2, D	$R2 \leftarrow R2 + M[D]$
MUL	R1, R2	$R1 \leftarrow R1 * R2$
MOV	X, R1	$M[X] \leftarrow R1$

One-address instruction

$$X = (A+B) * (C+D)$$

LOAD	A	$AC \leftarrow M[A]$
ADD	B	$AC \leftarrow AC + B$
STORE	T	$M[T] \leftarrow AC$
LOAD	C	$AC \leftarrow M[C]$
ADD	D	$AC \leftarrow AC + M[D]$
MUL	T	$AC \leftarrow AC * M[T]$
STORE	X	$M[X] \leftarrow AC$

Zero Address Instructions

Stack does not need operands for ADD and MUL. However push and pop needs operand address to ~~the~~ <sup>the</sup> communicate with the stack.

PUSH	A	$TOS \leftarrow A$
PUSH	B	$TOS \leftarrow B$
ADD		$TOS \leftarrow (A+B)$
PUSH	C	$TOS \leftarrow C$
PUSH	D	$TOS \leftarrow D$
ADD		$TOS \leftarrow (C+D)$
MUL		$TOS \leftarrow (C+D) * (A+B)$
POP	X	$M[X] \leftarrow TOS$

## RISC - Reduced Instruction Set Computer.

Programmer is restricted to use of load and store instructions when communicating b/w CPU and memory. All other instructions are executed within the registers of the CPU without referring to the memory.

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R4	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
STORE	X, R1	$M[X] \leftarrow R1$

### 8-5 Addressing modes

The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced.

#### Benefits of Addressing mode

- To provide programming versatility to the user by providing facilities such as - pointers to memory  
- counters for loop control

- indexing of data
- Program relocation

2. To reduce the no. of bits in the addressing field of instruction.

Two modes have no address fields

- ① Implied mode
- ② Immediate

① Implied mode :- operands are specified implicitly in the definition of the instruction.  
i.e.  $\text{Complement accumulator}$

② zero-address inst. in stack-organized.

③ All registers reference inst. that uses an accumulator.

② Immediate mode :- operands is specified in the instruction itself. In other words inst. has an operand field rather than an address field.

Ex:- Initialization of register to a constant value

Register mode :- operands are in registers that reside within CPU. Addresses are in processor registers

B

### Register Indirect mode:-

Inst- specify a register whose contents give the address of the operand in memory.

Effective Address :- is the memory address obtained from the computation dictated by the given addressing mode.

- Direct Addressing mode
- Indirect

Effective address may be

Effective address = address part of instruction + content of CPU register

### Relative Address mode

= address part of inst + content of Program Counter

~~= value + PC~~

Fetch at head location 815 and PC = PC + 1 = 816

Relative address =  $24 + 816 = 840$

Relative address used in branch-type instructions.

### Indirect Address mode

address part of inst + content of Index register

Index register is a special CPU register that contains an index value.

### Base Register Mode

address part of inst + content of base register

used for relocation of prog in memory

Address	Memory
200	Load to AC / Mode
301	Address = 500
	next inst.
399	450
400	700
500	800
600	900
702	325
800	300



PC = 200

Fetch

RI = 400

Processor registers

XR = 100

Index register

AC

① Direct Address Mode

Effective address = 500

and the content is 800

loaded into AC

② Immediate Mode :

Inst. is taken as operand rather than address

AC = 500

③ Indirect mode : effective

address stored in memory at address 500

effective address = 800

AC = 300

④ Relative Mode

Effective address =  $505 + 202 = 707$

AC = 325

⑤ Index Mode :  $XR + 500$

= 600

AC = 700

⑥ Register mode

effective address equal to content of RI

AC = 700

⑦ Auto Increment mode is

same as register indirect mode except that RI is incremented to 401 after the execution of the Inst.  $AC = 700 \quad XR++$

⑧ Auto Decrement : same as

above but decrement to 399 before execution  $[-x]$

AC = 450

8.8 - CISC characteristics

An important aspect of computer architecture is the design of the instruction set for the processor.

Earlier computers had small and simple inst. sets, forced mainly by need to minimize the hardware used to implement them.

As digital hardware became cheaper with the advent of IC, computer inst. tends to inc both in nos. and complexity.